We should use full memory barrier to ensure both guest and us can see the correct avail_idx and avail_event_idx. Something like this pattern: VM: CLH: update vring.avail->idx update avail_event_idx mb() mb() read avail_event_idx read vring.avail->idx Signed-off-by: Xie Yongji <xieyongji@bytedance.com> |
||
|---|---|---|
| .. | ||
| src | ||
| Cargo.toml | ||